REMARKS:

Claims 1-18, 20, 22-33, 35, 36, 44, 48 and 49 are amended. The multiple dependency of certain claims is changed. In addition, certain terms such as "a capacitor element" and "another capacitor element", etc. are changed to "a first capacitor element" and "a second capacitor element", etc. These changes are made to improve the readability of the claims; they do not alter the scope of the claims.

Claims 1-82 are pending in the application. Favorable of the application, as amended, are respectfully requested. If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at the Los Angeles, California telephone number (213) 337-6700 to discuss the steps necessary for placing the application in condition for allowance.

If there are any fees due in connection with the filing of this response, please charge the fees to our Deposit Account No. 50-1314.

Respectfully submitted,

HOGAN & HARTSON L.L.P.

Date: September 27, 2001

Erin P. Madill

Registration No. 46,893

Attorney for Applicant(s)

500 South Grand Avenue, Suite 1900

Los Angeles, California 90071

Phone: 213-337-6700 Fax: 213-337-6701

Version with markings to show changes made:

1. (Amended) A semiconductor device having a non-volatile memory transistor, comprising:

a first capacitor element and [another] a second capacitor element,

the non-volatile memory transistor, the [capacitor element and the another]

first and the second capacitor element being formed in one semiconductor substrate,

the <u>first</u> capacitor element including a <u>first</u> lower electrode, a <u>first</u> dielectric film and [an] <u>a first</u> upper electrode,

the [another] <u>second</u> capacitor element having [another] <u>a second</u> lower electrode, [another] <u>a second</u> dielectric film and [another] <u>a second</u> upper electrode, and

the [another] <u>second</u> dielectric film having a film thickness that is different from a film thickness of the <u>first</u> dielectric film.

2. (Amended) A semiconductor device having a non-volatile memory transistor, comprising:

a first capacitor element and [another] a second capacitor element,

the non-volatile memory transistor, the [capacitor element and the another]

first and the second capacitor element being formed in one semiconductor substrate,

the capacitor element including a <u>first</u> lower electrode, a <u>first</u> dielectric film having a plurality of films as components and [an] <u>a first</u> upper electrode,

the [another] <u>second</u> capacitor element having [another] <u>a second</u> lower electrode, [another] <u>a second</u> dielectric film having a plurality of films as components and [another] <u>a second</u> upper electrode, and

the components of the [another] <u>second</u> dielectric film being different from the components of the <u>first</u> dielectric films.

3. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [dielectric film and the another] <u>first and the second</u> dielectric film include an ONO film.

4. (Amended) A semiconductor device according to claim 3, wherein the <u>first</u> dielectric film has a structure including a thermal oxidation film, a nitride film and an oxide film successively laid in a direction from the <u>first</u> lower electrode toward the <u>first</u> upper electrode, and

the [another] second dielectric film has a structure including a first thermal oxide film, a CVD oxide film, a second thermal oxide film, a nitride film and an oxide film successively laid in a direction from the [another] second lower electrode toward the [another] second upper electrode.

5. (Amended) A semiconductor device according to claim 3, wherein the <u>first</u> dielectric film has a structure including only a thermal oxidation film, a nitride film and an oxide film successively laid in a direction from the <u>first</u> lower electrode toward the <u>first</u> upper electrode, and

the [another] <u>second</u> dielectric film has a structure including only a first thermal oxide film, a CVD oxide film, a second thermal oxide film, a nitride film and an oxide film successively laid in a direction from the [another] <u>second</u> lower electrode toward the [another] <u>second</u> upper electrode.

6. (Amended) A semiconductor device according to claim 4 [or claim 5], wherein

the thermal oxide film of the <u>first</u> dielectric film and the second thermal oxide film of the [another] <u>second</u> dielectric film are [films that are] formed in the same step,

the nitride film of the <u>first</u> dielectric film and the nitride film of the [another] <u>second</u> dielectric film are [films that are] formed in the same step, and

the oxide film of the <u>first</u> dielectric film and the oxide film of the [another] second dielectric film are [films that are] formed in the same step.

- 7. (Amended) A semiconductor device according to claim 4 [or claim 5], wherein the CVD oxide film of the [another] second dielectric film includes a high-temperature CVD oxide film.
- 8. (Amended) A semiconductor device according to claim 4 [or claim 5], wherein each of the oxide film of the <u>first</u> dielectric film and the oxide film of the [another] <u>second</u> dielectric film includes a thermal oxide film.
- 9. (Amended) A semiconductor device according to claim 8, wherein the thermal oxide film of the <u>first</u> dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 30 –200 angstrom,

the nitride film of the <u>first</u> dielectric film has a thickness of 50 - 500 angstrom,

the oxide film of the <u>first</u> dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 60 – 80 angstrom,

the first thermal oxide film of the [another] second dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 60 – 80 angstrom,

the CVD oxide film of the [another] second dielectric film has a thickness of 100-200 angstrom,

the second thermal oxide film of the [another] second dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 30 – 200 angstrom,

the nitride film of the [another] <u>second</u> dielectric film has a thickness of 50 – 500 angstrom, and

the oxide film of the [another] <u>second</u> dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 60 –80 angstrom.

- 10. (Amended) A semiconductor device according to claim 4 [or claim 5], wherein each of the oxide film of the <u>first</u> dielectric film and the oxide film of the [another] <u>second</u> dielectric film includes a CVD oxide film.
- 11. (Amended) A semiconductor device according to claim 10, wherein the thermal oxide film of the <u>first</u> dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 30 –200 angstrom,

the nitride film of the <u>first</u> dielectric film has a thickness of 50-500 angstrom,

the oxide film of the $\underline{\text{first}}$ dielectric film has a thickness of 100-200 angstrom.

the first thermal oxide film of the [another] second dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 60 - 80 angstrom,

the CVD oxide film of the [another] <u>second</u> dielectric film has a thickness of 100-200 angstrom,

the second thermal oxide film of the another dielectric film has a thickness grown by a method that grows a thermal oxide film on silicon to a thickness of 30 – 200 angstrom,

the nitride film of the [another] $\underline{\text{second}}$ dielectric film has a thickness of 50-500 angstrom, and

the oxide film of the [another] <u>second</u> dielectric film has a thickness of 100 – 200 angstrom.

12. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes] formed from polysilicon.

- 13. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes] formed from polycide.
- 14. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes] formed from metal.
- 15. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes] formed from salicide.
- 16. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [lower electrode and the another] <u>first and the second</u> lower electrode are films that are formed in the same step, and the [upper electrode and the another] <u>first and the second</u> upper electrode are films that are formed in the same step.
- 17. (Amended) A semiconductor device according to claim 4 [or claim 5], wherein the non-volatile memory transistor includes
 - a floating gate,
 - a control gate, and
- an intermediate insulation film located between the floating gate and the control gate, wherein

the intermediate insulation film has a structure having a first thermal oxide film, a CVD oxide film, a second thermal oxide film and an oxide film that are successively disposed in a direction from the floating gate toward the control gate.

18. (Amended) A semiconductor device according to claim 17, wherein

the first thermal oxide film of the intermediate insulation film and the first thermal oxide film of the [another] second dielectric film are [films that are] formed in the same step,

the CVD oxide film of the intermediate insulation film and the CVD oxide film of the [another] second dielectric film are [films that are] formed in the same step,

the second thermal oxide film of the intermediate insulation film, the thermal oxide film of the <u>first</u> dielectric film and the second thermal oxide film of the [another] <u>second</u> dielectric film are [films that are] formed in the same step, and

the oxide film of the intermediate insulation film, the oxide film of the <u>first</u> dielectric film and the oxide film of the [another] <u>second</u> dielectric film are [films that are] formed in the same step.

- 20. (Amended) A semiconductor device according to claim 19, wherein the nitride film of the intermediate insulation film, the nitride film of the <u>first</u> dielectric film and the nitride film of the [another] <u>second</u> dielectric film are [films that are] formed in the same step.
- 22. (Amended) A semiconductor device according to [any one of] claim 17 [through claim 21], wherein the oxide film of the intermediate insulation film includes at least one of a thermal oxide film and a CVD oxide film.
- 23. (Amended) A semiconductor device according to claim 17, wherein the control gate, the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes that are] formed from polysilicon.
- 24. (Amended) A semiconductor device according to claim 17, wherein the control gate, the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes that are] formed from polycide.

- 25. (Amended) A semiconductor device according to claim 17, wherein the control gate, the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes that are] formed from metal.
- 26. (Amended) A semiconductor device according to claim 17, wherein the control gate, the [upper electrode and the another] <u>first and the second</u> upper electrode are [electrodes that are] formed from salicide.
- 27. (Amended) A semiconductor device according to claim 17, wherein the floating gate, the [lower electrode and the another] first and the second lower electrode are [films that are] formed in the same step, and

the control gate, the [upper electrode and the another] <u>first and the second</u> upper electrode are [films that are] formed in the same step.

- 28. (Amended) A semiconductor device according to claim 1 or claim 2, wherein an area of the <u>first</u> upper electrode that faces a surface of the <u>first</u> dielectric film is the same as an area of the [another] <u>second</u> upper electrode that faces a surface of the [another] <u>second</u> dielectric film.
- 29. (Amended) A semiconductor device according to claim 1 or claim 2, wherein an area of the <u>first</u> upper electrode that faces a surface of the <u>first</u> dielectric film is different from an area of the [another] <u>second</u> upper electrode that faces a surface of the [another] <u>second</u> dielectric film.
- 30. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the [another] second lower electrode has an impurity concentration different from an impurity concentration of the <u>first</u> lower electrode.

3° 5

- 31. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the <u>first</u> dielectric film has a film thickness of 180 900 angstrom, and the [another] <u>second</u> dielectric film has a film thickness of 340 1180 angstrom.
- 32. (Amended) A semiconductor device according to claim 1 or claim 2, wherein the <u>first</u> capacitor element has a capacitor value that is different from a capacitor value of the [another] <u>second</u> capacitor element.
- 33. (Amended) A semiconductor device according to claim 1 or claim 2, wherein each of the [capacitor element and the another] <u>first and the second</u> capacitor element is a component of an analogue circuit.
- 35. (Amended) A method for manufacturing a semiconductor device having a structure that includes a non-volatile memory transistor, a [capacitor element and another] <u>first and a second</u> capacitor element formed in one semiconductor substrate, wherein the non-volatile memory transistor includes a floating gate, an intermediate insulation film and a control gate,

the <u>first</u> capacitor element includes a <u>first</u> lower electrode, a <u>first</u> dielectric film and [an] <u>a first</u> upper electrode, and

the [another] <u>second</u> capacitor element has [another] <u>a second</u> lower electrode, [another] <u>a second</u> dielectric film and [another] <u>a second</u> upper electrode, the method comprising the steps of:

- (a) forming the floating gate, the [lower electrode and the another] <u>first and</u> the <u>second</u> lower electrode on the semiconductor substrate;
- (b) forming a first oxide film on the floating gate, the [lower electrode and the another] <u>first and the second</u> lower electrode;
 - (c) forming a second oxide film on the first oxide film;
- (d) patterning the first oxide film and the second oxide film to thereby leave the first oxide film and the second oxide film that become components of the intermediate insulation film on sidewalls on the floating gate, to remove the first

¿ , ;

oxide film and the second oxide film on the <u>first</u> lower electrode, and to leave the first oxide film and the second oxide film that become components of the [another] <u>second</u> dielectric film on the [another] <u>second</u> lower electrode;

- (e) forming a third oxide film that becomes a component of the intermediate insulation film, a component of the <u>first</u> dielectric film and a component of the [another] <u>second</u> dielectric film on the second oxide film on the sidewall of the floating gate, the <u>first</u> lower electrode and the second oxide film on the [another] <u>second</u> lower electrode, respectively,
- (f) forming a nitride film that becomes a component of the <u>first</u> dielectric film and a component of the [another] <u>second</u> dielectric film on the third oxide film on the <u>first</u> lower electrode and the third oxide film on the [another] <u>second</u> lower electrode, respectively,
- (g) forming a fourth oxide film that becomes a component of the intermediate insulation film, a component of the <u>first</u> dielectric film and a component of the [another] <u>second</u> dielectric film on the third oxide film on the sidewall of the floating gate, the nitride film on the <u>first</u> lower electrode and the nitride film on the [another] <u>second</u> lower electrode, respectively, and
- (h) forming, after the step (g), the control gate, the [upper electrode and the another] first and the second upper electrode on the semiconductor substrate.
- 36. (Amended) A method for manufacturing a semiconductor device according to claim 35, wherein the step (a) includes the step of introducing an impurity in the <u>first</u> lower electrode to make the <u>first</u> lower electrode to have a first impurity concentration, and the step of introducing an impurity in the [another] <u>second</u> lower electrode to make the [another] <u>second</u> lower electrode to have a second impurity concentration that is different from the first impurity concentration.
- 44. (Amended) A method for manufacturing a semiconductor device according to claim 35, wherein the step (f) includes the steps of:

ني در سائن

forming a nitride film on the third oxide film;

7. 5

forming a mask film on the nitride film on the third oxide film over the <u>first</u> lower electrode and on the nitride film on the third oxide film over the [another] <u>second</u> lower electrode;

selectively removing the nitride film by anisotropic etching, using the mask film as a mask to leave the nitride film that becomes a component of the intermediate insulation film, a component of the <u>first</u> dielectric film and a component of the [another] <u>second</u> dielectric film on the third oxide film on a sidewall lower section of the floating gate, on the third oxide film on the <u>first</u> lower electrode and on the third oxide film on the [another] <u>second</u> lower electrode, respectively.

48. (Amended) A method for manufacturing a semiconductor device according to [any one of] claim 35 [through claim 44], wherein the step (a) includes the steps of:

forming a conductive film on the semiconductor substrate; and patterning the conductive film to form the floating gate, the [lower electrode and the another] first and the second lower electrode at the same time.

49. (Amended) A method for manufacturing a semiconductor device according to claim 35, wherein the step (h) includes the steps of:

forming another conductive film on the semiconductor substrate; and patterning the another conductive film to form the control gate, the <u>first</u> upper electrode and the [another] <u>second</u> upper electrode at the same time.